Welcome![Sign In][Sign Up]
Location:
Search - epm7128 training board

Search list

[VHDL-FPGA-VerilogVHDL-Clock

Description: 用VHDL语言写的时钟程序。采用模块化编程。可在EPM7128芯片上下载。编译环境可用Maxplus或Quartus。-write VHDL clock procedures. Modular programming. The EPM7128 chips download. Build environment or Quartus Maxplus available.
Platform: | Size: 4096 | Author: 单单 | Hits:

CodeBus www.codebus.net